mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
67 lines
2.0 KiB
Diff
67 lines
2.0 KiB
Diff
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
@@ -471,6 +471,26 @@
|
|
qcom,ee = <0>;
|
|
};
|
|
|
|
+ blsp1_uart1: serial@78af000 {
|
|
+ compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
+ reg = <0x0 0x78af000 0x0 0x200>;
|
|
+ interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ blsp1_uart2: serial@78b0000 {
|
|
+ compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
+ reg = <0x0 0x78b0000 0x0 0x200>;
|
|
+ interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>,
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
blsp1_uart3: serial@78b1000 {
|
|
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
reg = <0x0 0x078b1000 0x0 0x200>;
|
|
@@ -479,6 +499,36 @@
|
|
<&gcc GCC_BLSP1_AHB_CLK>;
|
|
clock-names = "core", "iface";
|
|
status = "disabled";
|
|
+ };
|
|
+
|
|
+ blsp1_uart4: serial@78b2000 {
|
|
+ compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
+ reg = <0x0 0x078b2000 0x0 0x200>;
|
|
+ interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&gcc GCC_BLSP1_UART4_APPS_CLK>,
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ blsp1_uart5: serial@78b3000 {
|
|
+ compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
+ reg = <0x0 0x78b3000 0x0 0x200>;
|
|
+ interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&gcc GCC_BLSP1_UART5_APPS_CLK>,
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ blsp1_uart6: serial@78b4000 {
|
|
+ compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
+ reg = <0x0 0x078b4000 0x0 0x200>;
|
|
+ interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&gcc GCC_BLSP1_UART6_APPS_CLK>,
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+ status = "disabled";
|
|
};
|
|
|
|
blsp1_spi1: spi@78b5000 {
|