298977887/lede
1
0
Fork 0
mirror of https://github.com/coolsnowwolf/lede.git synced 2025-04-16 04:13:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

rockchip: rename LYT T68M eth ports to lanx

Browse Source
This commit is contained in:
coolsnowwolf 2024-03-03 18:20:21 +08:00
parent de9f57fc50
commit 20239689fd
2 changed files with 32 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
target/linux/rockchip/armv8/base-files/etc/board.d/02_network
View File

@ -27,19 +27,21 @@ rockchip_setup_interfaces()
fastrhino,r66s|\ fastrhino,r66s|\
firefly,rk3568-roc-pc|\ firefly,rk3568-roc-pc|\
friendlyarm,nanopi-r5c|\ friendlyarm,nanopi-r5c|\
radxa,e25|\ seewo,sv21-rk3568|\
seewo,sv21-rk3568) radxa,e25)
ucidef_set_interfaces_lan_wan 'eth0' 'eth1' ucidef_set_interfaces_lan_wan 'eth0' 'eth1'
;; ;;
hinlink,opc-h68k|\ hinlink,opc-h68k|\
fastrhino,r68s|\ fastrhino,r68s)
lyt,t68m)
ucidef_set_interfaces_lan_wan 'eth0 eth2 eth3' 'eth1' ucidef_set_interfaces_lan_wan 'eth0 eth2 eth3' 'eth1'
;; ;;
hinlink,opc-h69k|\ hinlink,opc-h69k|\
friendlyarm,nanopi-r5s) friendlyarm,nanopi-r5s)
ucidef_set_interfaces_lan_wan "eth1 eth2" "eth0" ucidef_set_interfaces_lan_wan "eth1 eth2" "eth0"
;; ;;
lyt,t68m)
ucidef_set_interfaces_lan_wan 'lan2 lan3 lan4' 'lan1'
;;
*) *)
ucidef_set_interface_lan 'eth0' ucidef_set_interface_lan 'eth0'
;; ;;

26
target/linux/rockchip/files/arch/arm64/boot/dts/rockchip/rk3568-t68m.dts
View File

@ -214,6 +214,7 @@
assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>; assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>;
assigned-clock-rates = <0>, <125000000>; assigned-clock-rates = <0>, <125000000>;
clock_in_out = "output"; clock_in_out = "output";
label = "lan1";
phy-mode = "rgmii-id"; phy-mode = "rgmii-id";
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&gmac0_miim pinctrl-0 = <&gmac0_miim
@ -236,6 +237,7 @@
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>; assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>;
assigned-clock-rates = <0>, <125000000>; assigned-clock-rates = <0>, <125000000>;
clock_in_out = "output"; clock_in_out = "output";
label = "lan2";
phy-mode = "rgmii-id"; phy-mode = "rgmii-id";
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&gmac1m1_miim pinctrl-0 = <&gmac1m1_miim
@ -553,6 +555,18 @@
reset-gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
vpcie3v3-supply = <&vcc3v3_pcie>; vpcie3v3-supply = <&vcc3v3_pcie>;
status = "okay"; status = "okay";
pcie@0,0 {
reg = <0x00100000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
pcie-eth@10,0 {
compatible = "pci10ec,8125";
reg = <0x000000 0 0 0 0>;
label = "lan4";
};
};
}; };
&pcie3x2 { &pcie3x2 {
@ -560,6 +574,18 @@
reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
vpcie3v3-supply = <&vcc3v3_pcie>; vpcie3v3-supply = <&vcc3v3_pcie>;
status = "okay"; status = "okay";
pcie@0,0 {
reg = <0x00200000 0 0 0 0>;
#address-cells = <3>;
#size-cells = <2>;
pcie-eth@20,0 {
compatible = "pci10ec,8125";
reg = <0x000000 0 0 0 0>;
label = "lan3";
};
};
}; };
&pinctrl { &pinctrl {