mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
43 lines
1.1 KiB
Diff
43 lines
1.1 KiB
Diff
From 28490d95fe9e059c5ce74b2289d66e0d7ede2d50 Mon Sep 17 00:00:00 2001
|
|
From: hzy <hzyitc@outlook.com>
|
|
Date: Sun, 8 Sep 2024 16:40:12 +0800
|
|
Subject: [PATCH 3/3] arm64: dts: qcom: ipq5018: add ge_phy node
|
|
|
|
Signed-off-by: hzy <hzyitc@outlook.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq5018.dtsi | 16 ++++++++++++++--
|
|
1 file changed, 14 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
|
|
@@ -301,6 +301,18 @@
|
|
clocks = <&gcc GCC_MDIO0_AHB_CLK>;
|
|
clock-names = "gcc_mdio_ahb_clk";
|
|
status = "disabled";
|
|
+
|
|
+ ge_phy: ethernet-phy@7 {
|
|
+ compatible = "ethernet-phy-id004d.d0c0";
|
|
+ reg = <7>;
|
|
+ resets = <&gcc GCC_GEPHY_BCR>,
|
|
+ <&gcc GCC_GEPHY_MDC_SW_ARES>,
|
|
+ <&gcc GCC_GEPHY_DSP_HW_ARES>,
|
|
+ <&gcc GCC_GEPHY_RX_ARES>,
|
|
+ <&gcc GCC_GEPHY_TX_ARES>;
|
|
+ clocks = <&gcc GCC_GEPHY_RX_CLK>,
|
|
+ <&gcc GCC_GEPHY_TX_CLK>;
|
|
+ };
|
|
};
|
|
|
|
mdio1: mdio@90000 {
|
|
@@ -495,8 +507,8 @@
|
|
<&pcie_x2phy>,
|
|
<&pcie_x1phy>,
|
|
<0>,
|
|
- <0>,
|
|
- <0>,
|
|
+ <&ge_phy 0>,
|
|
+ <&ge_phy 1>,
|
|
<0>,
|
|
<0>,
|
|
<&gephy 0>,
|