mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
32 lines
1.1 KiB
Diff
32 lines
1.1 KiB
Diff
From aa0c4a764d290cceba0a27fd5d81b30b54c5c81f Mon Sep 17 00:00:00 2001
|
|
From: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
|
|
Date: Sat, 30 Jan 2021 10:50:10 +0530
|
|
Subject: [PATCH 128/137] dt-bindings: clock: qcom: Add reset for WCSSAON
|
|
|
|
Add binding for WCSSAON reset required for Q6v5 reset on IPQ8074 SoC.
|
|
|
|
Signed-off-by: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
|
|
Signed-off-by: Sricharan R <sricharan@codeaurora.org>
|
|
Signed-off-by: Nikhil Prakash V <nprakash@codeaurora.org>
|
|
Acked-by: Rob Herring <robh@kernel.org>
|
|
Acked-by: Stephen Boyd <sboyd@kernel.org>
|
|
---
|
|
include/dt-bindings/clock/qcom,gcc-ipq8074.h | 1 +
|
|
1 file changed, 1 insertion(+)
|
|
|
|
diff --git a/include/dt-bindings/clock/qcom,gcc-ipq8074.h b/include/dt-bindings/clock/qcom,gcc-ipq8074.h
|
|
index e4991d303708..7b425cede707 100644
|
|
--- a/include/dt-bindings/clock/qcom,gcc-ipq8074.h
|
|
+++ b/include/dt-bindings/clock/qcom,gcc-ipq8074.h
|
|
@@ -367,6 +367,7 @@
|
|
#define GCC_PCIE1_AHB_ARES 129
|
|
#define GCC_PCIE1_AXI_MASTER_STICKY_ARES 130
|
|
#define GCC_PCIE0_AXI_SLAVE_STICKY_ARES 131
|
|
+#define GCC_WCSSAON_RESET 132
|
|
|
|
#define USB0_GDSC 0
|
|
#define USB1_GDSC 1
|
|
--
|
|
2.37.2
|
|
|