mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
47 lines
1.9 KiB
Diff
47 lines
1.9 KiB
Diff
From 71ae2acf1d7542ecd21c6933cae8fe65d550074b Mon Sep 17 00:00:00 2001
|
|
From: devi priya <quic_devipriy@quicinc.com>
|
|
Date: Thu, 16 May 2024 08:54:35 +0530
|
|
Subject: [PATCH 2/3] phy: qcom-qmp: Add missing register definitions for PCS
|
|
V5
|
|
|
|
Add missing register offsets for PCS V5 registers.
|
|
|
|
Reviewed-by: Abel Vesa <abel.vesa@linaro.org>
|
|
Signed-off-by: devi priya <quic_devipriy@quicinc.com>
|
|
Link: https://lore.kernel.org/r/20240516032436.2681828-4-quic_devipriy@quicinc.com
|
|
Signed-off-by: Vinod Koul <vkoul@kernel.org>
|
|
---
|
|
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5.h | 14 ++++++++++++++
|
|
1 file changed, 14 insertions(+)
|
|
|
|
diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5.h b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5.h
|
|
index a469ae2a10a1..fa15a03055de 100644
|
|
--- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5.h
|
|
+++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5.h
|
|
@@ -11,8 +11,22 @@
|
|
#define QPHY_V5_PCS_PCIE_POWER_STATE_CONFIG2 0x0c
|
|
#define QPHY_V5_PCS_PCIE_POWER_STATE_CONFIG4 0x14
|
|
#define QPHY_V5_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x20
|
|
+#define QPHY_V5_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L 0x44
|
|
+#define QPHY_V5_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_H 0x48
|
|
+#define QPHY_V5_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L 0x4c
|
|
+#define QPHY_V5_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_H 0x50
|
|
#define QPHY_V5_PCS_PCIE_INT_AUX_CLK_CONFIG1 0x54
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_CONFIG1 0x5c
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_CONFIG2 0x60
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_CONFIG4 0x68
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_MODE2_CONFIG2 0x7c
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_MODE2_CONFIG4 0x84
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_MODE2_CONFIG5 0x88
|
|
+#define QPHY_V5_PCS_PCIE_OSC_DTCT_MODE2_CONFIG6 0x8c
|
|
#define QPHY_V5_PCS_PCIE_OSC_DTCT_ACTIONS 0x94
|
|
+#define QPHY_V5_PCS_PCIE_EQ_CONFIG1 0xa4
|
|
#define QPHY_V5_PCS_PCIE_EQ_CONFIG2 0xa8
|
|
+#define QPHY_V5_PCS_PCIE_PRESET_P10_PRE 0xc0
|
|
+#define QPHY_V5_PCS_PCIE_PRESET_P10_POST 0xe4
|
|
|
|
#endif
|
|
--
|
|
2.47.1
|
|
|