mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
c026408fae
Manually rebased: bcm27xx/patches-5.15/950-0600-xhci-quirks-add-link-TRB-quirk-for-VL805.patch bcm27xx/patches-5.15/950-0606-usb-xhci-add-VLI_TRB_CACHE_BUG-quirk.patch bcm27xx/patches-5.15/950-0717-usb-xhci-add-a-quirk-for-Superspeed-bulk-OUT-transfe.patch bcm53xx/patches-5.15/180-usb-xhci-add-support-for-performing-fake-doorbell.patch lantiq/patches-5.15/0028-NET-lantiq-various-etop-fixes.patch All other patches automatically rebased Co-authored-by: John Audia <therealgraysky@proton.me> Signed-off-by: John Audia <therealgraysky@proton.me>
60 lines
1.5 KiB
Diff
60 lines
1.5 KiB
Diff
From 7b7941649605363d0eebc9fdfb84a13a95522cfb Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Fri, 31 Dec 2021 17:56:14 +0100
|
|
Subject: [PATCH 125/137] arm64: dts: ipq8074: add CPU clock
|
|
|
|
Now that CPU clock is exposed and can be controlled, add the necessary
|
|
properties to the CPU nodes.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -5,6 +5,7 @@
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/qcom,gcc-ipq8074.h>
|
|
+#include <dt-bindings/clock/qcom,apss-ipq.h>
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
@@ -38,6 +39,8 @@
|
|
reg = <0x0>;
|
|
next-level-cache = <&L2_0>;
|
|
enable-method = "psci";
|
|
+ clocks = <&apcs_glb APCS_ALIAS0_CORE_CLK>;
|
|
+ clock-names = "cpu";
|
|
};
|
|
|
|
CPU1: cpu@1 {
|
|
@@ -46,6 +49,8 @@
|
|
enable-method = "psci";
|
|
reg = <0x1>;
|
|
next-level-cache = <&L2_0>;
|
|
+ clocks = <&apcs_glb APCS_ALIAS0_CORE_CLK>;
|
|
+ clock-names = "cpu";
|
|
};
|
|
|
|
CPU2: cpu@2 {
|
|
@@ -54,6 +59,8 @@
|
|
enable-method = "psci";
|
|
reg = <0x2>;
|
|
next-level-cache = <&L2_0>;
|
|
+ clocks = <&apcs_glb APCS_ALIAS0_CORE_CLK>;
|
|
+ clock-names = "cpu";
|
|
};
|
|
|
|
CPU3: cpu@3 {
|
|
@@ -62,6 +69,8 @@
|
|
enable-method = "psci";
|
|
reg = <0x3>;
|
|
next-level-cache = <&L2_0>;
|
|
+ clocks = <&apcs_glb APCS_ALIAS0_CORE_CLK>;
|
|
+ clock-names = "cpu";
|
|
};
|
|
|
|
L2_0: l2-cache {
|