mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00

Manually rebased: bcm27xx/patches-5.15/950-0600-xhci-quirks-add-link-TRB-quirk-for-VL805.patch bcm27xx/patches-5.15/950-0606-usb-xhci-add-VLI_TRB_CACHE_BUG-quirk.patch bcm27xx/patches-5.15/950-0717-usb-xhci-add-a-quirk-for-Superspeed-bulk-OUT-transfe.patch bcm53xx/patches-5.15/180-usb-xhci-add-support-for-performing-fake-doorbell.patch lantiq/patches-5.15/0028-NET-lantiq-various-etop-fixes.patch All other patches automatically rebased Co-authored-by: John Audia <therealgraysky@proton.me> Signed-off-by: John Audia <therealgraysky@proton.me>
54 lines
1.8 KiB
Diff
54 lines
1.8 KiB
Diff
From 4ef751128de689e12e3eccb5d4e2562ef8b42758 Mon Sep 17 00:00:00 2001
|
|
From: Shawn Guo <shawn.guo@linaro.org>
|
|
Date: Wed, 29 Sep 2021 11:42:46 +0800
|
|
Subject: [PATCH 04/44] arm64: dts: qcom: msm8996: Move '#clock-cells' to QMP
|
|
PHY child node
|
|
|
|
'#clock-cells' is a required property of QMP PHY child node, not itself.
|
|
Move it to fix the dtbs_check warnings.
|
|
|
|
There are only '#clock-cells' removal from SM8350 QMP PHY nodes, because
|
|
child nodes already have the property.
|
|
|
|
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20210929034253.24570-4-shawn.guo@linaro.org
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 4 ++--
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -91,7 +91,6 @@
|
|
ssphy_1: phy@58000 {
|
|
compatible = "qcom,ipq8074-qmp-usb3-phy";
|
|
reg = <0x00058000 0x1c4>;
|
|
- #clock-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
@@ -112,6 +111,7 @@
|
|
<0x00058800 0x1f8>, /* PCS */
|
|
<0x00058600 0x044>; /* PCS misc*/
|
|
#phy-cells = <0>;
|
|
+ #clock-cells = <1>;
|
|
clocks = <&gcc GCC_USB1_PIPE_CLK>;
|
|
clock-names = "pipe0";
|
|
clock-output-names = "gcc_usb1_pipe_clk_src";
|
|
@@ -134,7 +134,6 @@
|
|
ssphy_0: phy@78000 {
|
|
compatible = "qcom,ipq8074-qmp-usb3-phy";
|
|
reg = <0x00078000 0x1c4>;
|
|
- #clock-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
@@ -155,6 +154,7 @@
|
|
<0x00078800 0x1f8>, /* PCS */
|
|
<0x00078600 0x044>; /* PCS misc*/
|
|
#phy-cells = <0>;
|
|
+ #clock-cells = <1>;
|
|
clocks = <&gcc GCC_USB0_PIPE_CLK>;
|
|
clock-names = "pipe0";
|
|
clock-output-names = "gcc_usb0_pipe_clk_src";
|