mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
128 lines
3.0 KiB
Diff
128 lines
3.0 KiB
Diff
From aee7c563697559e06f306d8a9e1b5a33c5c330d9 Mon Sep 17 00:00:00 2001
|
|
From: Hector Martin <marcan@marcan.st>
|
|
Date: Tue, 15 Feb 2022 18:54:35 +0900
|
|
Subject: [PATCH 009/171] arm64: dts: apple: Add PMU NVMEM and SMC RTC/reboot
|
|
nodes
|
|
|
|
Signed-off-by: Hector Martin <marcan@marcan.st>
|
|
---
|
|
arch/arm64/boot/dts/apple/t8103.dtsi | 88 ++++++++++++++++++++++++++++
|
|
1 file changed, 88 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/apple/t8103.dtsi b/arch/arm64/boot/dts/apple/t8103.dtsi
|
|
index 23cc325a49bb..c2fb4f32590c 100644
|
|
--- a/arch/arm64/boot/dts/apple/t8103.dtsi
|
|
+++ b/arch/arm64/boot/dts/apple/t8103.dtsi
|
|
@@ -11,6 +11,7 @@
|
|
#include <dt-bindings/interrupt-controller/apple-aic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/pinctrl/apple.h>
|
|
+#include <dt-bindings/spmi/spmi.h>
|
|
|
|
/ {
|
|
compatible = "apple,t8103", "apple,arm-platform";
|
|
@@ -510,6 +511,81 @@ pcie_pins: pcie-pins {
|
|
};
|
|
};
|
|
|
|
+ nub_spmi: spmi@23d0d9300 {
|
|
+ compatible = "apple,t8103-spmi", "apple,spmi";
|
|
+ reg = <0x2 0x3d0d9300 0x0 0x100>;
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ pmu1: pmu@f {
|
|
+ compatible = "apple,sera-pmu", "apple,spmi-pmu";
|
|
+ reg = <0xf SPMI_USID>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ rtc_nvmem@d000 {
|
|
+ compatible = "apple,spmi-pmu-nvmem";
|
|
+ reg = <0xd000 0x300>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ pm_setting: pm-setting@1 {
|
|
+ reg = <0x1 0x1>;
|
|
+ };
|
|
+
|
|
+ rtc_offset: rtc-offset@100 {
|
|
+ reg = <0x100 0x6>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ legacy_nvmem@9f00 {
|
|
+ compatible = "apple,spmi-pmu-nvmem";
|
|
+ reg = <0x9f00 0x20>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ boot_stage: boot-stage@1 {
|
|
+ reg = <0x1 0x1>;
|
|
+ };
|
|
+
|
|
+ boot_error_count: boot-error-count@2 {
|
|
+ reg = <0x2 0x1>;
|
|
+ bits = <0 4>;
|
|
+ };
|
|
+
|
|
+ panic_count: panic-count@2 {
|
|
+ reg = <0x2 0x1>;
|
|
+ bits = <4 4>;
|
|
+ };
|
|
+
|
|
+ boot_error_stage: boot-error-stage@3 {
|
|
+ reg = <0x3 0x1>;
|
|
+ };
|
|
+
|
|
+ shutdown_flag: shutdown-flag@f {
|
|
+ reg = <0xf 0x1>;
|
|
+ bits = <3 1>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ scrpad_nvmem@a000 {
|
|
+ compatible = "apple,spmi-pmu-nvmem";
|
|
+ reg = <0xa000 0x1000>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ fault_shadow: fault-shadow@67b {
|
|
+ reg = <0x67b 0x10>;
|
|
+ };
|
|
+
|
|
+ socd: socd@b00 {
|
|
+ reg = <0xb00 0x400>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ };
|
|
+ };
|
|
+
|
|
pinctrl_nub: pinctrl@23d1f0000 {
|
|
compatible = "apple,t8103-pinctrl", "apple,pinctrl";
|
|
reg = <0x2 0x3d1f0000 0x0 0x4000>;
|
|
@@ -571,6 +647,18 @@ smc_gpio: gpio {
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
+
|
|
+ smc_rtc: rtc {
|
|
+ nvmem-cells = <&rtc_offset>;
|
|
+ nvmem-cell-names = "rtc_offset";
|
|
+ };
|
|
+
|
|
+ smc_reboot: reboot {
|
|
+ nvmem-cells = <&shutdown_flag>, <&boot_stage>,
|
|
+ <&boot_error_count>, <&panic_count>, <&pm_setting>;
|
|
+ nvmem-cell-names = "shutdown_flag", "boot_stage",
|
|
+ "boot_error_count", "panic_count", "pm_setting";
|
|
+ };
|
|
};
|
|
|
|
pinctrl_smc: pinctrl@23e820000 {
|
|
--
|
|
2.34.1
|
|
|