mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
90 lines
2.2 KiB
Diff
90 lines
2.2 KiB
Diff
From 03c8a180b9ba57a1bcf658c25a725b063bbade96 Mon Sep 17 00:00:00 2001
|
|
From: Corentin Labbe <clabbe@baylibre.com>
|
|
Date: Tue, 27 Sep 2022 08:00:45 +0000
|
|
Subject: [PATCH 2/5] dt-bindings: crypto: add support for
|
|
rockchip,crypto-rk3588
|
|
|
|
Add device tree binding documentation for the Rockchip cryptographic
|
|
offloader V2.
|
|
|
|
Signed-off-by: Corentin Labbe <clabbe@baylibre.com>
|
|
---
|
|
.../crypto/rockchip,rk3588-crypto.yaml | 71 +++++++++++++++++++
|
|
1 file changed, 71 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/crypto/rockchip,rk3588-crypto.yaml
|
|
@@ -0,0 +1,71 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/crypto/rockchip,rk3588-crypto.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Rockchip cryptographic offloader V2
|
|
+
|
|
+maintainers:
|
|
+ - Corentin Labbe <clabbe@baylibre.com>
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - rockchip,rk3568-crypto
|
|
+ - rockchip,rk3588-crypto
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ minItems: 4
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: aclk
|
|
+ - const: hclk
|
|
+ - const: sclk
|
|
+ - const: pka
|
|
+
|
|
+ resets:
|
|
+ minItems: 5
|
|
+
|
|
+ reset-names:
|
|
+ items:
|
|
+ - const: core
|
|
+ - const: a
|
|
+ - const: h
|
|
+ - const: rng
|
|
+ - const: pka
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - interrupts
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - resets
|
|
+ - reset-names
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+ #include <dt-bindings/clock/rk3568-cru.h>
|
|
+ crypto@fe380000 {
|
|
+ compatible = "rockchip,rk3588-crypto";
|
|
+ reg = <0xfe380000 0x4000>;
|
|
+ interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&cru ACLK_CRYPTO_NS>, <&cru HCLK_CRYPTO_NS>,
|
|
+ <&cru CLK_CRYPTO_NS_CORE>, <&cru CLK_CRYPTO_NS_PKA>;
|
|
+ clock-names = "aclk", "hclk", "sclk", "pka";
|
|
+ resets = <&cru SRST_CRYPTO_NS_CORE>, <&cru SRST_A_CRYPTO_NS>,
|
|
+ <&cru SRST_H_CRYPTO_NS>, <&cru SRST_CRYPTO_NS_RNG>,
|
|
+ <&cru SRST_CRYPTO_NS_PKA>;
|
|
+ reset-names = "core", "a", "h", "rng", "pka";
|
|
+ };
|