mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 14:23:38 +00:00
40 lines
1.3 KiB
Diff
40 lines
1.3 KiB
Diff
From 0e1b27f4f69e86b8b62ba5bedb78936341433247 Mon Sep 17 00:00:00 2001
|
|
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Date: Tue, 5 Apr 2022 08:34:43 +0200
|
|
Subject: [PATCH] arm64: dts: qcom: align dmas in I2C/SPI/UART with DT schema
|
|
|
|
The DT schema expects dma channels in tx-rx order. No functional
|
|
change.
|
|
|
|
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20220405063451.12011-2-krzysztof.kozlowski@linaro.org
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 8 +++----
|
|
1 files changed, 3 insertions(+), 5 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
@@ -317,8 +317,8 @@
|
|
<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 15>, <&blsp_dma 14>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 14>, <&blsp_dma 15>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -332,8 +332,8 @@
|
|
<&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 17>, <&blsp_dma 16>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 16>, <&blsp_dma 17>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|