mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
89 lines
2.1 KiB
Diff
89 lines
2.1 KiB
Diff
--- a/arch/arm64/boot/dts/rockchip/rk3328-nanopi-r2s.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328-nanopi-r2s.dts
|
|
@@ -44,6 +44,15 @@
|
|
};
|
|
};
|
|
|
|
+ vcc_host_vbus: host-vbus-regulator {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vcc_host_vbus";
|
|
+ regulator-always-on;
|
|
+ regulator-boot-on;
|
|
+ regulator-min-microvolt = <5000000>;
|
|
+ regulator-max-microvolt = <5000000>;
|
|
+ };
|
|
+
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-0 = <&lan_led_pin>, <&sys_led_pin>, <&wan_led_pin>;
|
|
@@ -381,6 +390,19 @@
|
|
status = "okay";
|
|
};
|
|
|
|
+&u3phy {
|
|
+ vbus-supply = <&vcc_host_vbus>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u3phy_utmi {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&u3phy_pipe {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&uart2 {
|
|
status = "okay";
|
|
};
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
|
|
@@ -831,6 +831,47 @@
|
|
};
|
|
};
|
|
|
|
+ usb3phy_grf: syscon@ff460000 {
|
|
+ compatible = "rockchip,usb3phy-grf", "syscon";
|
|
+ reg = <0x0 0xff460000 0x0 0x1000>;
|
|
+ };
|
|
+
|
|
+ u3phy: usb3-phy@ff470000 {
|
|
+ compatible = "rockchip,rk3328-u3phy";
|
|
+ reg = <0x0 0xff470000 0x0 0x0>;
|
|
+ rockchip,u3phygrf = <&usb3phy_grf>;
|
|
+ rockchip,grf = <&grf>;
|
|
+ interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ interrupt-names = "linestate";
|
|
+ clocks = <&cru PCLK_USB3PHY_OTG>, <&cru PCLK_USB3PHY_PIPE>;
|
|
+ clock-names = "u3phy-otg", "u3phy-pipe";
|
|
+ resets = <&cru SRST_USB3PHY_U2>,
|
|
+ <&cru SRST_USB3PHY_U3>,
|
|
+ <&cru SRST_USB3PHY_PIPE>,
|
|
+ <&cru SRST_USB3OTG_UTMI>,
|
|
+ <&cru SRST_USB3PHY_OTG_P>,
|
|
+ <&cru SRST_USB3PHY_PIPE_P>;
|
|
+ reset-names = "u3phy-u2-por", "u3phy-u3-por",
|
|
+ "u3phy-pipe-mac", "u3phy-utmi-mac",
|
|
+ "u3phy-utmi-apb", "u3phy-pipe-apb";
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+ ranges;
|
|
+ status = "disabled";
|
|
+
|
|
+ u3phy_utmi: utmi@ff470000 {
|
|
+ reg = <0x0 0xff470000 0x0 0x8000>;
|
|
+ #phy-cells = <0>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ u3phy_pipe: pipe@ff478000 {
|
|
+ reg = <0x0 0xff478000 0x0 0x8000>;
|
|
+ #phy-cells = <0>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+ };
|
|
+
|
|
sdmmc: dwmmc@ff500000 {
|
|
compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
|
|
reg = <0x0 0xff500000 0x0 0x4000>;
|