mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
29 lines
993 B
Diff
29 lines
993 B
Diff
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
|
|
@@ -225,6 +225,7 @@
|
|
assigned-clocks = <&pmucru CLK_PCIEPHY0_REF>;
|
|
assigned-clock-rates = <100000000>;
|
|
resets = <&cru SRST_PIPEPHY0>;
|
|
+ reset-names = "phy";
|
|
rockchip,pipe-grf = <&pipegrf>;
|
|
rockchip,pipe-phy-grf = <&pipe_phy_grf0>;
|
|
#phy-cells = <1>;
|
|
--- a/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk356x.dtsi
|
|
@@ -1724,6 +1724,7 @@
|
|
assigned-clocks = <&pmucru CLK_PCIEPHY1_REF>;
|
|
assigned-clock-rates = <100000000>;
|
|
resets = <&cru SRST_PIPEPHY1>;
|
|
+ reset-names = "phy";
|
|
rockchip,pipe-grf = <&pipegrf>;
|
|
rockchip,pipe-phy-grf = <&pipe_phy_grf1>;
|
|
#phy-cells = <1>;
|
|
@@ -1740,6 +1741,7 @@
|
|
assigned-clocks = <&pmucru CLK_PCIEPHY2_REF>;
|
|
assigned-clock-rates = <100000000>;
|
|
resets = <&cru SRST_PIPEPHY2>;
|
|
+ reset-names = "phy";
|
|
rockchip,pipe-grf = <&pipegrf>;
|
|
rockchip,pipe-phy-grf = <&pipe_phy_grf2>;
|
|
#phy-cells = <1>;
|