mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 14:23:38 +00:00
46 lines
1.7 KiB
Plaintext
46 lines
1.7 KiB
Plaintext
Rockchip Hardware Random Number Generator
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be one of the following.
|
|
"rockchip,cryptov1-rng" for crypto v1
|
|
"rockchip,cryptov2-rng" for crypto v2
|
|
"rockchip,trngv1" for independent trng, such as rk3588.
|
|
- reg : Specifies base physical address and size of the registers map.
|
|
- clocks : Phandle to clock-controller plus clock-specifier pair.
|
|
- clock-names : "clk_crypto", "clk_crypto_apk", "aclk_crypto", "hclk_crypto" as a clock name.
|
|
- assigned-clocks: Main clock, should be <&cru SCLK_CRYPTO>, <&cru SCLK_CRYPTO_APK>,
|
|
<&cru ACLK_CRYPTO>, <&cru HCLK_CRYPTO>
|
|
- assigned-clock-rates : The rng core clk frequency, shall be: <150000000>, <150000000>,
|
|
<200000000>, <100000000>
|
|
- resets : Used for module reset
|
|
- reset-names : Reset names, should be "reset"
|
|
Example:
|
|
|
|
rng: rng@100fc000 {
|
|
compatible = "rockchip,cryptov1-rng";
|
|
reg = <0x100fc000 0x4000>;
|
|
clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO>;
|
|
clock-names = "clk_crypto", "hclk_crypto";
|
|
assigned-clocks = <&cru SCLK_CRYPTO>, <&cru HCLK_CRYPTO>;
|
|
assigned-clock-rates = <150000000>, <100000000>;
|
|
resets = <&cru SRST_CRYPTO>;
|
|
reset-names = "reset";
|
|
status = "disabled";
|
|
};
|
|
|
|
rng: rng@ff2f0000 {
|
|
compatible = "rockchip,cryptov2-rng";
|
|
reg = <0x0 0xff2f0000 0x0 0x4000>;
|
|
clocks = <&cru SCLK_CRYPTO>, <&cru SCLK_CRYPTO_APK>,
|
|
<&cru ACLK_CRYPTO>, <&cru HCLK_CRYPTO>;
|
|
clock-names = "clk_crypto", "clk_crypto_apk",
|
|
"aclk_crypto", "hclk_crypto";
|
|
assigned-clocks = <&cru SCLK_CRYPTO>, <&cru SCLK_CRYPTO_APK>,
|
|
<&cru ACLK_CRYPTO>, <&cru HCLK_CRYPTO>;
|
|
assigned-clock-rates = <150000000>, <150000000>,
|
|
<200000000>, <100000000>;
|
|
resets = <&cru SRST_CRYPTO>;
|
|
reset-names = "reset";
|
|
};
|