mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-07-06 08:17:06 +08:00
d81c03f05e
These patches were generated from: https://github.com/raspberrypi/linux/commits/rpi-6.12.y With the following command: git format-patch -N v6.12.27..HEAD (HEAD -> 8d3206ee456a5ecdf9ddbfd8e5e231e4f0cd716e) Exceptions: - (def)configs patches - github workflows patches - applied & reverted patches - readme patches - wireless patches Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
78 lines
2.2 KiB
Diff
78 lines
2.2 KiB
Diff
From bf9c99c15273b367827938b4bc13cb86988e45e6 Mon Sep 17 00:00:00 2001
|
|
From: Stanimir Varbanov <svarbanov@suse.de>
|
|
Date: Mon, 14 Oct 2024 16:07:00 +0300
|
|
Subject: [PATCH] dt-bindings: interrupt-controller: Add bcm2712 MSI-X DT
|
|
bindings
|
|
|
|
Adds DT bindings for bcm2712 MSI-X interrupt peripheral controller.
|
|
|
|
Signed-off-by: Stanimir Varbanov <svarbanov@suse.de>
|
|
---
|
|
.../brcm,bcm2712-msix.yaml | 60 +++++++++++++++++++
|
|
1 file changed, 60 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2712-msix.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2712-msix.yaml
|
|
@@ -0,0 +1,60 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/interrupt-controller/brcm,bcm2712-msix.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Broadcom bcm2712 MSI-X Interrupt Peripheral support
|
|
+
|
|
+maintainers:
|
|
+ - Stanimir Varbanov <svarbanov@suse.de>
|
|
+
|
|
+description:
|
|
+ This interrupt controller is used to provide interrupt vectors to the
|
|
+ generic interrupt controller (GIC) on bcm2712. It will be used as
|
|
+ external MSI-X controller for PCIe root complex.
|
|
+
|
|
+allOf:
|
|
+ - $ref: /schemas/interrupt-controller/msi-controller.yaml#
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ const: brcm,bcm2712-mip
|
|
+
|
|
+ reg:
|
|
+ items:
|
|
+ - description: Base register address
|
|
+ - description: PCIe message address
|
|
+
|
|
+ "#msi-cells":
|
|
+ const: 0
|
|
+
|
|
+ brcm,msi-offset:
|
|
+ $ref: /schemas/types.yaml#/definitions/uint32
|
|
+ description: Shift the allocated MSI's.
|
|
+
|
|
+unevaluatedProperties: false
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - msi-controller
|
|
+ - msi-ranges
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+
|
|
+ axi {
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+
|
|
+ msi-controller@1000130000 {
|
|
+ compatible = "brcm,bcm2712-mip";
|
|
+ reg = <0x10 0x00130000 0x00 0xc0>,
|
|
+ <0xff 0xfffff000 0x00 0x1000>;
|
|
+ msi-controller;
|
|
+ #msi-cells = <0>;
|
|
+ msi-ranges = <&gicv2 GIC_SPI 128 IRQ_TYPE_EDGE_RISING 64>;
|
|
+ };
|
|
+ };
|