mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
68 lines
2.2 KiB
Diff
68 lines
2.2 KiB
Diff
From 4647475f588c85138ddf47a17305dd41834e1105 Mon Sep 17 00:00:00 2001
|
|
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Date: Tue, 5 Apr 2022 08:34:43 +0200
|
|
Subject: [PATCH 13/44] arm64: dts: qcom: align dmas in I2C/SPI/UART with DT
|
|
schema
|
|
|
|
The DT schema expects dma channels in tx-rx order. No functional
|
|
change.
|
|
|
|
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20220405063451.12011-2-krzysztof.kozlowski@linaro.org
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 16 ++++++++--------
|
|
1 file changed, 8 insertions(+), 8 deletions(-)
|
|
|
|
diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
index 664fba3632b1..61fc121dce7b 100644
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -471,8 +471,8 @@ blsp1_i2c2: i2c@78b6000 {
|
|
<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 15>, <&blsp_dma 14>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 14>, <&blsp_dma 15>;
|
|
+ dma-names = "tx", "rx";
|
|
pinctrl-0 = <&i2c_0_pins>;
|
|
pinctrl-names = "default";
|
|
status = "disabled";
|
|
@@ -488,8 +488,8 @@ blsp1_i2c3: i2c@78b7000 {
|
|
<&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <100000>;
|
|
- dmas = <&blsp_dma 17>, <&blsp_dma 16>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 16>, <&blsp_dma 17>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -503,8 +503,8 @@ blsp1_i2c5: i2c@78b9000 {
|
|
<&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 21>, <&blsp_dma 20>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 20>, <&blsp_dma 21>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -518,8 +518,8 @@ blsp1_i2c6: i2c@78ba000 {
|
|
<&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <100000>;
|
|
- dmas = <&blsp_dma 23>, <&blsp_dma 22>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 22>, <&blsp_dma 23>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
--
|
|
2.37.2
|
|
|