mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
31 lines
1.1 KiB
Diff
31 lines
1.1 KiB
Diff
From 1a279695f52e8ab438fde5dbfbb762da8980e037 Mon Sep 17 00:00:00 2001
|
|
From: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
|
|
Date: Sat, 30 Jan 2021 10:50:11 +0530
|
|
Subject: [PATCH] clk: qcom: Add WCSSAON reset
|
|
|
|
Add WCSSAON reset required for Q6v5 on IPQ8074 SoC.
|
|
|
|
Signed-off-by: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
|
|
Signed-off-by: Sricharan R <sricharan@codeaurora.org>
|
|
Signed-off-by: Nikhil Prakash V <nprakash@codeaurora.org>
|
|
Acked-by: Stephen Boyd <sboyd@kernel.org>
|
|
---
|
|
drivers/clk/qcom/gcc-ipq8074.c | 1 +
|
|
1 file changed, 1 insertion(+)
|
|
|
|
diff --git a/drivers/clk/qcom/gcc-ipq8074.c b/drivers/clk/qcom/gcc-ipq8074.c
|
|
index b09d99343e09..4d6e8c47515f 100644
|
|
--- a/drivers/clk/qcom/gcc-ipq8074.c
|
|
+++ b/drivers/clk/qcom/gcc-ipq8074.c
|
|
@@ -4744,6 +4744,7 @@ static const struct qcom_reset_map gcc_ipq8074_resets[] = {
|
|
[GCC_PCIE1_AXI_SLAVE_ARES] = { 0x76040, 4 },
|
|
[GCC_PCIE1_AHB_ARES] = { 0x76040, 5 },
|
|
[GCC_PCIE1_AXI_MASTER_STICKY_ARES] = { 0x76040, 6 },
|
|
+ [GCC_WCSSAON_RESET] = { 0x59010, 0 },
|
|
};
|
|
|
|
static const struct of_device_id gcc_ipq8074_match_table[] = {
|
|
--
|
|
2.35.1
|
|
|