mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 14:23:38 +00:00
40 lines
1.2 KiB
Diff
40 lines
1.2 KiB
Diff
From 110bec39320cbfd23ac869af4aa231cda9c5f74a Mon Sep 17 00:00:00 2001
|
|
From: Kathiravan T <quic_kathirav@quicinc.com>
|
|
Date: Tue, 8 Feb 2022 21:05:24 +0530
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: enable the GICv2m support
|
|
|
|
GIC used in the IPQ8074 SoCs has one instance of the GICv2m extension,
|
|
which supports upto 32 MSI interrupts. Lets add support for the same.
|
|
|
|
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
index 452a81d288f4..777c6267e777 100644
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -669,9 +669,18 @@ dwc_1: dwc3@8c00000 {
|
|
|
|
intc: interrupt-controller@b000000 {
|
|
compatible = "qcom,msm-qgic2";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x3>;
|
|
reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
|
|
+ ranges = <0 0xb00a000 0xffd>;
|
|
+
|
|
+ v2m@0 {
|
|
+ compatible = "arm,gic-v2m-frame";
|
|
+ msi-controller;
|
|
+ reg = <0x0 0xffd>;
|
|
+ };
|
|
};
|
|
|
|
timer {
|
|
--
|
|
2.35.1
|
|
|