mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
81 lines
3.1 KiB
Diff
81 lines
3.1 KiB
Diff
From 7c24d9902e1dab659e020798f0d682e0cd650a88 Mon Sep 17 00:00:00 2001
|
|
From: Jianwei Zheng <jianwei.zheng@rock-chips.com>
|
|
Date: Sun, 9 Oct 2022 11:22:44 +0800
|
|
Subject: [PATCH] phy: rockchip: inno-usb2: add usb2 phy support for rk3528
|
|
|
|
This patch add usb2 phy support for rk3528.
|
|
|
|
Signed-off-by: Jianwei Zheng <jianwei.zheng@rock-chips.com>
|
|
Change-Id: Ia4a861bccd6a37db4e1ba42cede66a6b07947b5d
|
|
---
|
|
drivers/phy/rockchip/phy-rockchip-inno-usb2.c | 51 ++++++++++++++++
|
|
1 file changed, 51 insertions(+)
|
|
|
|
--- a/drivers/phy/rockchip/phy-rockchip-inno-usb2.c
|
|
+++ b/drivers/phy/rockchip/phy-rockchip-inno-usb2.c
|
|
@@ -1905,6 +1905,56 @@ static const struct rockchip_usb2phy_cfg
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
+static const struct rockchip_usb2phy_cfg rk3528_phy_cfgs[] = {
|
|
+ {
|
|
+ .reg = 0xffdf0000,
|
|
+ .num_ports = 2,
|
|
+ .clkout_ctl = { 0x041c, 7, 2, 0, 0x27 },
|
|
+ .port_cfgs = {
|
|
+ [USB2PHY_PORT_OTG] = {
|
|
+ .phy_sus = { 0x6004c, 8, 0, 0, 0x1d1 },
|
|
+ .bvalid_det_en = { 0x60074, 2, 2, 0, 1 },
|
|
+ .bvalid_det_st = { 0x60078, 2, 2, 0, 1 },
|
|
+ .bvalid_det_clr = { 0x6007c, 2, 2, 0, 1 },
|
|
+ .idfall_det_en = { 0x60074, 5, 5, 0, 1 },
|
|
+ .idfall_det_st = { 0x60078, 5, 5, 0, 1 },
|
|
+ .idfall_det_clr = { 0x6007c, 5, 5, 0, 1 },
|
|
+ .idrise_det_en = { 0x60074, 4, 4, 0, 1 },
|
|
+ .idrise_det_st = { 0x60078, 4, 4, 0, 1 },
|
|
+ .idrise_det_clr = { 0x6007c, 4, 4, 0, 1 },
|
|
+ .ls_det_en = { 0x60074, 0, 0, 0, 1 },
|
|
+ .ls_det_st = { 0x60078, 0, 0, 0, 1 },
|
|
+ .ls_det_clr = { 0x6007c, 0, 0, 0, 1 },
|
|
+ .utmi_avalid = { 0x6006c, 1, 1, 0, 1 },
|
|
+ .utmi_bvalid = { 0x6006c, 0, 0, 0, 1 },
|
|
+ .utmi_id = { 0x6006c, 6, 6, 0, 1 },
|
|
+ .utmi_ls = { 0x6006c, 5, 4, 0, 1 },
|
|
+ },
|
|
+ [USB2PHY_PORT_HOST] = {
|
|
+ .phy_sus = { 0x6005c, 8, 0, 0x1d2, 0x1d1 },
|
|
+ .ls_det_en = { 0x60090, 0, 0, 0, 1 },
|
|
+ .ls_det_st = { 0x60094, 0, 0, 0, 1 },
|
|
+ .ls_det_clr = { 0x60098, 0, 0, 0, 1 },
|
|
+ .utmi_ls = { 0x6006c, 13, 12, 0, 1 },
|
|
+ .utmi_hstdet = { 0x6006c, 15, 15, 0, 1 }
|
|
+ }
|
|
+ },
|
|
+ .chg_det = {
|
|
+ .opmode = { 0x6004c, 3, 0, 5, 1 },
|
|
+ .cp_det = { 0x6006c, 19, 19, 0, 1 },
|
|
+ .dcp_det = { 0x6006c, 18, 18, 0, 1 },
|
|
+ .dp_det = { 0x6006c, 20, 20, 0, 1 },
|
|
+ .idm_sink_en = { 0x60058, 1, 1, 0, 1 },
|
|
+ .idp_sink_en = { 0x60058, 0, 0, 0, 1 },
|
|
+ .idp_src_en = { 0x60058, 2, 2, 0, 1 },
|
|
+ .rdm_pdwn_en = { 0x60058, 3, 3, 0, 1 },
|
|
+ .vdm_src_en = { 0x60058, 5, 5, 0, 1 },
|
|
+ .vdp_src_en = { 0x60058, 4, 4, 0, 1 },
|
|
+ },
|
|
+ },
|
|
+ { /* sentinel */ }
|
|
+};
|
|
+
|
|
static const struct rockchip_usb2phy_cfg rk3568_phy_cfgs[] = {
|
|
{
|
|
.reg = 0xfe8a0000,
|
|
@@ -2223,6 +2273,7 @@ static const struct of_device_id rockchi
|
|
{ .compatible = "rockchip,rk3328-usb2phy", .data = &rk3328_phy_cfgs },
|
|
{ .compatible = "rockchip,rk3366-usb2phy", .data = &rk3366_phy_cfgs },
|
|
{ .compatible = "rockchip,rk3399-usb2phy", .data = &rk3399_phy_cfgs },
|
|
+ { .compatible = "rockchip,rk3528-usb2phy", .data = &rk3528_phy_cfgs },
|
|
{ .compatible = "rockchip,rk3568-usb2phy", .data = &rk3568_phy_cfgs },
|
|
{ .compatible = "rockchip,rk3576-usb2phy", .data = &rk3576_phy_cfgs },
|
|
{ .compatible = "rockchip,rk3588-usb2phy", .data = &rk3588_phy_cfgs },
|