mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
63 lines
1.9 KiB
Diff
63 lines
1.9 KiB
Diff
From f0869d5304a548b18bd0402ed2ebe6e6fa66ec04 Mon Sep 17 00:00:00 2001
|
|
From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
|
|
Date: Thu, 14 Sep 2023 12:29:54 +0530
|
|
Subject: [PATCH 32/41] clk: qcom: ipq9574: drop the CLK_SET_RATE_PARENT flag
|
|
from GPLL clocks
|
|
|
|
GPLL clock rates are fixed and shouldn't be scaled based on the request
|
|
from dependent clocks. Doing so will result in the unexpected behaviour.
|
|
So drop the CLK_SET_RATE_PARENT flag from the GPLL clocks.
|
|
|
|
----
|
|
Changes in V2:
|
|
- No changes
|
|
|
|
Fixes: d75b82cff488 ("clk: qcom: Add Global Clock Controller driver for IPQ9574")
|
|
Signed-off-by: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
|
|
Link: https://lore.kernel.org/r/20230913-gpll_cleanup-v2-4-c8ceb1a37680@quicinc.com
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
drivers/clk/qcom/gcc-ipq9574.c | 4 ----
|
|
1 file changed, 4 deletions(-)
|
|
|
|
diff --git a/drivers/clk/qcom/gcc-ipq9574.c b/drivers/clk/qcom/gcc-ipq9574.c
|
|
index b2a2d618a5ec..806b8ba9633c 100644
|
|
--- a/drivers/clk/qcom/gcc-ipq9574.c
|
|
+++ b/drivers/clk/qcom/gcc-ipq9574.c
|
|
@@ -87,7 +87,6 @@ static struct clk_fixed_factor gpll0_out_main_div2 = {
|
|
&gpll0_main.clkr.hw
|
|
},
|
|
.num_parents = 1,
|
|
- .flags = CLK_SET_RATE_PARENT,
|
|
.ops = &clk_fixed_factor_ops,
|
|
},
|
|
};
|
|
@@ -102,7 +101,6 @@ static struct clk_alpha_pll_postdiv gpll0 = {
|
|
&gpll0_main.clkr.hw
|
|
},
|
|
.num_parents = 1,
|
|
- .flags = CLK_SET_RATE_PARENT,
|
|
.ops = &clk_alpha_pll_postdiv_ro_ops,
|
|
},
|
|
};
|
|
@@ -132,7 +130,6 @@ static struct clk_alpha_pll_postdiv gpll4 = {
|
|
&gpll4_main.clkr.hw
|
|
},
|
|
.num_parents = 1,
|
|
- .flags = CLK_SET_RATE_PARENT,
|
|
.ops = &clk_alpha_pll_postdiv_ro_ops,
|
|
},
|
|
};
|
|
@@ -162,7 +159,6 @@ static struct clk_alpha_pll_postdiv gpll2 = {
|
|
&gpll2_main.clkr.hw
|
|
},
|
|
.num_parents = 1,
|
|
- .flags = CLK_SET_RATE_PARENT,
|
|
.ops = &clk_alpha_pll_postdiv_ro_ops,
|
|
},
|
|
};
|
|
--
|
|
2.34.1
|
|
|