mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
92 lines
1.9 KiB
Diff
92 lines
1.9 KiB
Diff
From d6eb924b01522decb987cb8c70d66c6b732a91e4 Mon Sep 17 00:00:00 2001
|
|
From: Michael Riesch <michael.riesch@wolfvision.net>
|
|
Date: Fri, 22 Apr 2022 09:28:36 +0200
|
|
Subject: [PATCH 10/51] arm64: dts: rockchip: enable vop2 and hdmi tx on
|
|
quartz64a
|
|
|
|
Enable the RK356x Video Output Processor (VOP) 2 on the Pine64
|
|
Quartz64 Model A.
|
|
|
|
Signed-off-by: Michael Riesch <michael.riesch@wolfvision.net>
|
|
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
|
|
Link: https://lore.kernel.org/r/20220422072841.2206452-20-s.hauer@pengutronix.de
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
.../boot/dts/rockchip/rk3566-quartz64-a.dts | 47 +++++++++++++++++++
|
|
1 file changed, 47 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-a.dts
|
|
@@ -4,6 +4,7 @@
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/pinctrl/rockchip.h>
|
|
+#include <dt-bindings/soc/rockchip,vop2.h>
|
|
#include "rk3566.dtsi"
|
|
|
|
/ {
|
|
@@ -37,6 +38,17 @@
|
|
#cooling-cells = <2>;
|
|
};
|
|
|
|
+ hdmi-con {
|
|
+ compatible = "hdmi-connector";
|
|
+ type = "a";
|
|
+
|
|
+ port {
|
|
+ hdmi_con_in: endpoint {
|
|
+ remote-endpoint = <&hdmi_out_con>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
@@ -280,6 +292,24 @@
|
|
status = "okay";
|
|
};
|
|
|
|
+&hdmi {
|
|
+ avdd-0v9-supply = <&vdda_0v9>;
|
|
+ avdd-1v8-supply = <&vcc_1v8>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&hdmi_in {
|
|
+ hdmi_in_vp0: endpoint {
|
|
+ remote-endpoint = <&vp0_out_hdmi>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&hdmi_out {
|
|
+ hdmi_out_con: endpoint {
|
|
+ remote-endpoint = <&hdmi_con_in>;
|
|
+ };
|
|
+};
|
|
+
|
|
&i2c0 {
|
|
status = "okay";
|
|
|
|
@@ -782,3 +812,20 @@
|
|
phy-supply = <&vcc5v0_usb20_host>;
|
|
status = "okay";
|
|
};
|
|
+
|
|
+&vop {
|
|
+ assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
|
|
+ assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&vop_mmu {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&vp0 {
|
|
+ vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
|
|
+ reg = <ROCKCHIP_VOP2_EP_HDMI0>;
|
|
+ remote-endpoint = <&hdmi_in_vp0>;
|
|
+ };
|
|
+};
|