From: William <gw826943555@qq.com>
Subject: [PATCH] ipq40xx: improve CPU clock
Date: Tue, 15 Dec 2020 15:26:35 +0800

This patch will match the clock-latency-ns values in the device tree 
for those found inside the OEM device tree and kernel source code and 
unlock 896Mhz CPU operating points.

Signed-off-by: William <gw826943555@qq.com>
---
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
@@ -124,20 +124,24 @@
 
 		opp-48000000 {
 			opp-hz = /bits/ 64 <48000000>;
-			clock-latency-ns = <256000>;
+			clock-latency-ns = <100000>;
 		};
 		opp-200000000 {
 			opp-hz = /bits/ 64 <200000000>;
-			clock-latency-ns = <256000>;
+			clock-latency-ns = <100000>;
 		};
 		opp-500000000 {
 			opp-hz = /bits/ 64 <500000000>;
-			clock-latency-ns = <256000>;
+			clock-latency-ns = <100000>;
 		};
 		opp-716000000 {
 			opp-hz = /bits/ 64 <716000000>;
-			clock-latency-ns = <256000>;
+			clock-latency-ns = <100000>;
  		};
+		opp-896000000 {
+			opp-hz = /bits/ 64 <896000000>;
+			clock-latency-ns = <100000>;
+		};
 	};
 
 	memory {
--- a/drivers/clk/qcom/gcc-ipq4019.c
+++ b/drivers/clk/qcom/gcc-ipq4019.c
@@ -579,6 +579,9 @@ static const struct freq_tbl ftbl_gcc_ap
 	F(632000000, P_DDRPLLAPSS, 1, 0, 0),
 	F(672000000, P_DDRPLLAPSS, 1, 0, 0),
 	F(716000000, P_DDRPLLAPSS, 1, 0, 0),
+	F(768000000, P_DDRPLLAPSS, 1, 0, 0),
+	F(823000000, P_DDRPLLAPSS, 1, 0, 0),
+	F(896000000, P_DDRPLLAPSS, 1, 0, 0),
 	{ }
 };