mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-04-16 04:13:31 +00:00
ramips: mt7628: fix memory controller reset bit
According to MediaTek MT7688 Datasheet v1.4, as well as the MT7628 counterpart, the memory controller reset bit (MC_RST) is 10, not 20. Reset bit 20 is used for for UART 2 (UART2_RST). Please note: Due to the lack of hardware, I was not able to test this change. Signed-off-by: Reto Schneider <reto.schneider@husqvarnagroup.com>
This commit is contained in:
parent
665970a97d
commit
1463a9598f
@ -76,7 +76,7 @@
|
|||||||
compatible = "ralink,mt7620a-memc", "ralink,rt3050-memc";
|
compatible = "ralink,mt7620a-memc", "ralink,rt3050-memc";
|
||||||
reg = <0x300 0x100>;
|
reg = <0x300 0x100>;
|
||||||
|
|
||||||
resets = <&rstctrl 20>;
|
resets = <&rstctrl 10>;
|
||||||
reset-names = "mc";
|
reset-names = "mc";
|
||||||
|
|
||||||
interrupt-parent = <&intc>;
|
interrupt-parent = <&intc>;
|
||||||
|
Loading…
Reference in New Issue
Block a user